- For Application as a "Scratch Pad" Memory with Nondestructive Read-Out
- Fully Decoded Memory Organized as 16
 Words of Four Bits Each
- Fast Access Time . . . 33 ns Typical
- Diode-Clamped, Buffered Inputs
- Open-Collector Outputs Provide Wire-AND Capability
- Typical Power Dissipation . . . 375 mW
- Compatible with Most TTL Circuits

description

This 64-bit active-element memory is a monolithic, high-speed, transistor-transistor logic (TTL) array of 64 flip-flop memory cells organized in a matrix to provide 16 words of four bits each. Each of the 16 words is addressed in straight binary with full on-chip decoding.


The buffered memory inputs consist of four address lines, four data inputs, a write enable, and a memory enable for controlling the entry and access of data. The memory has open-collector outputs which may be wired-AND connected to permit expansion up to 4704 words of N-bit length without additional output buffering. Access time is typically 33 nanoseconds; power dissipation is typically 375 milliwatts.

FUNCTION TABLE

M	ΙĒ	WE	OPERATION	CONDITION OF OUTPUTS
\Box		L	Write	Complement of Data Inputs
\perp		н	Read	Complement of Selected Word
l,	нI	L	Inhibit Storage	Complement of Data Inputs
1	н	н	Do Nothing	High

SN7489 . . . J OR N PACKAGE (TOP VIEW) A0 ∏1 U16 VCC MF C 14 A2 WE I D1 🗖 4 13 T A3 12 D4 ₫1 **П**5 D2 🛮 6 ā2 ∏7 10 D3 eĎ Ūa GND 🛮 8

logic symbol



5

tAMs ∣


write operation


Information present at the data inputs is written into the memory by addressing the desired word and holding both the memory enable and write enable low. Since the internal output of the data input gate is common to the input of the sense amplifier, the sense output will assume the opposite state of the information at the data inputs when the write enable is low.

read operation

The complement of the information which has been written into the memory is nondestructively read out at the four sense outputs. This is accomplished by holding the memory enable low, the write enable high, and selecting the desired address.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. 7 V
Supply Voltage, VCC (see Note 1)	5.5 V
Input voltage (see Note 1)	55 V
High-level output voltage, VOH (see Notes 1 and 2)	3.5 V
	,,,,,
Operating free-air temperature range	150°C
Storage temperature range	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the maximum voltage that should be applied to any output when it is in the off state.

recommended operating conditions

MIN	NOM	MAX	UNIT
4.75	- 5	5.25	V
40			ns
40			ns
5			ns
0			ns
5			ns
0		70	°C
	4.75 40	4.75 5 40	4.75 5 5.25 40 40 5 0 5

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS†		MIN TYP‡	MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	l v
ViK	Input clamp voltage	V _{CC} = MIN,	lj = -12 mA		- 1.5	l i
ЮН	High-level output current	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, V _{OH} = 5.5 V		20	μА
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH}	= 2 V, 1 _{OL} = 12 mA 1 _{OL} = 16 mA		0.4	V
ll.	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V		1	mA
ΊΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.4 V		40	μА
կլ.	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V		-1.6	mA
Icc	Supply current	V _{CC} = MAX,	See Note 3	75	105	mA
c _o	Off-state output capacitance	V _{CC} = 5 V, f = 1 MHz	V _O = 2.4 V,	6.5		pF

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, $T_A = 25$ °C

	PARAMETE	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, output from memory er	-			26	50	
^t PHL		Propagation delay time, high-to-low-level output from memory enable $C_{I} = 30$			33	50	ns
^t PLH	Propagation delay time, output from any addres		$R_{L1} = 300 \Omega$, $R_{L2} = 600 \Omega$, See Figure 1		30	60	
^t PHL	Propagation delay time, output from any addres	*			35	60	ns
tSR	Sense recovery time	Output initially high			39	70	
	after writing Output initially low				48	70	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTE 3: I_{CC} is measured with the memory enable grounded, all other inputs at 4.5 V, and all outputs open.





NOTES: A. The input pulse generators have the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, PRR = 1 MHz, $Z_{out} \approx 50 \ \Omega$. B. C_L includes probe and jig capacitance.

FIGURE 1-SWITCHING CHARACTERISTICS

1s C

TYPICAL CHARACTERISTICS





5

RAM